

Public



ASML

EUV Lithography Insertion

Semicon Taiwan
Taipei

Sept 3rd, 2015

Kars Troost, PhD
Senior Product Manager EUV
final

Agenda

- EUV Insertion focus
- EUV Benefits
- Field performance
 - Productivity
 - Imaging, Overlay, Defectivity
- Infrastructure status
- Summary

ASML

Public
Slide 2





EUV insertion is focusing on the 7nm node

ASML


Public
Slide 3

- EUV insertion is currently focusing on the 7nm node
 - Production 2018, production system shipments 2017
 - Insertion will be determined by the production readiness of EUV versus the complexity of multiple patterning
- EUV initially will replace the most difficult multiple patterning layers
 - Other layers will remain allocated to immersion for the foreseeable future
- DUV and EUV will be available in parallel for many years to come
 - ASML remains committed to advancing both technologies to provide the mix that best meets customers' performance and cost requirements

7nm chip manufactured with EUV system

IBM: “Industry’s first 7nm node test chips with functioning transistors”

- Close to 50 percent area scaling improvements over today’s most advanced technology
- Scaling, materials and process improvements could result in 50 percent power/performance increase for mainframes, servers



Source: IBM press release, 9 July 2015



EUV Industrialization Roadmap supports 7nm insertion

By >1500 wafers per day in 2016

ASML

Public
Slide 5


Timing	Source power [W]	Throughput [Wafers/hr]	Efficiency* [%]	Productivity [Wafers/day]
2014	80	>55	<50%	>500
2015	125	>75	>50%	>1000
2016	250	>125	>55%	>1500


*Efficiency = system availability x customer utilization x customer rate efficiency
Logic typically 55%, for DRAM 70-75% (>2000 WPD)
Illustrative numbers used for WPD model

EUV reduces complexity and thus cycle time

ASML

Public
Slide 6






EUV: Reduced complexity enables faster ramp and higher yield

ASML

Public
Slide 7




Source: ASML model

EUV improves circuit performance, yield, design flexibility

ASML

Public
Slide 8


Metal Line Wire Resistance distribution improved with EUV



"In this 10nm node demonstration, EUV wafers with single exposure have tighter distribution compared to optimized multi-patterned 193i lithography"

Source: Jeffrey Shearer et al, IBM, AVS, Nov 2014

Hard-to-route design can get up to 36% area improvement with EUV



Source: Lars Liebmann et al, IBM, SPIE, Feb 2015


Moore's Law cost reduction stays on track with EUV

Multiple patterning costs reduced


ASML

Public
Slide 9


Relative Cost per Wafer



Transistors per mm²



Relative Cost per Function



NoN = Node on Node
YoY = Year on Year

Source: ASML, IC Knowledge, IMEC
Validated with external consultants

Source power and availability drive wafers/day

Source power

- All field systems have minimum 40 Watts
- 80 Watt upgrades completed at multiple customer sites
- Dose-controlled 130 Watts demonstrated at ASML

Availability

- 55% availability on average for all NXE:3300B sites
- Several sites achieved average availability of >70% for one week
- One customer has achieved a 4-week average availability of 70%
- Availability upgrades being rolled out

Productivity


- Champion data: 1022 wafers/day
- >500 wafers/day achieved on multiple systems, multiple days
- One customer has exposed >500 WpD over 28 consecutive days

EUV power scaling: three levers

CO₂ power, conversion efficiency, EUV energy available for exposure

ASML




Public
Slide 11



EUV power above 100W by improved conversion efficiency **ASML**

High Power Seed System drives up conversion efficiency by higher CO₂ peak power

Public
Slide 12




130 Watt dose-controlled EUV power shown at ASML

With high-power CO₂ system


ASML

Public
Slide 13

Power



Exposures




Focus 2015: improving source availability

More than 50 improvement items identified, field upgrades throughout 2015

ASML


Public
Slide 14



More than 50 availability improvement items have been identified.

Projects are underway to make these improvements available on customer systems throughout this year.

2015 target >1000 wafers/day proven at 80W
Capability > 1200 wafers per day at maximum utilization shown



Maximum number of customer wafer exposures in a 24 hour period

Configuration:

- NXE:3300B
- EUV Source:
 - UP2: 80 Watts configuration
 - UP1: 40 Watts configuration
- Customer exposure recipes

- Actual customer exposures
- Customer exposures at 100% utilization

> 500WPD in 4 consecutive weeks proven at customer
Automated reticle & wafer loading. Imaging & overlay in specification

ASML


Public
Slide 16

8

Recent four-week productivity on a NXE3300





- Process conditions
 - Wafers of various lot sizes with required dose, CD, and overlay
- 4-week-averaged WPD: 518 wafers
 - Total wafers processed: 15040
- 4-week-averaged tool availability: 70.2 %



7nm Logic clip imaged with good fidelity

Routed 2D semi-gridded Metal, 36x38nm ($P_V \times P_H$)



~17nm trench

This example would require 4 exposures with 193 immersion – or one with 0.33NA EUVL


Conditions: NXE:3300B, quasar illumination, 60nm resist, 40mJ/cm² dose

NXE:3350B Supports 7nm logic insertion

by strongly improved overlay and resolution

ASML

Public
Slide 18



Resolution	16nm
Full wafer CDU	$\leq 1.3\text{nm}$
DCO	$\leq 1.5\text{nm}$
MMO	$\leq 2.5\text{nm}$
Focus control	$\leq 70\text{nm}$
Productivity	$\geq 125\text{ WPH}$

Overlay
Imaging/Focus
Productivity


NXE:3350 Imaging meets 7nm requirements

16nm dense lines and 20nm iso space: 0.6nm Full Wafer CDU, 0.4nm intra-field


ASML

Public
Slide 19

16nm dense lines



20nm iso space





Tested with new ATP – 0mm field spacing and 15x9 grid

NXE:3350 Matched Machine Overlay: 2.2nm

Full wafer, matched to Baseline MMO wafers, Wafer Error Correction applied

ASML

Public
Slide 20




Front-side reticle defectivity: 10x reduction/year realized

ASML

Public
Slide 21

Added particles > 92nm
per reticle pass



Test	# Cycles	# Added Particles	PRP Value
A	228	0	< 0.004
B	140	0	< 0.007
C	450	0	< 0.002
D	222	1	0.0045
E	133	0	< 0.007
Cumulative	1173	1	0.0008

Customer requirement
for full production
without pellicle




EUV pellicle films successfully tested in ASML EUV tools

Mechanical compatibility and imaging performance of pellicle film demonstrated





ASML

Public
Slide 22

Pellicle
film



Pellicle film
+ frame on
reticle



2013


2014

Reticles courtesy of Intel 



Removable NXE Pellicle frame concept in development

ASML

Public
Slide 23




Photoresist approaching 7nm requirements



13.5nm V L/S

13nm HP resolution with CAR
dose to size 31.5 mJ/cm²
LWR < 2.7nm



13nm V L/S

13nm HP resolution with non-CAR
dose to size 35 mJ/cm²
LWR < 2.6nm

ADT, NXE:3100, NXE:3300 as measured by ASML/ IMEC


CAR: chemically amplified resist

EUV mask blank defect density is steadily improving

ASML

Public
Slide 25

EUV mask blank ML defect trend



- EUV blanks with single digit (ML) defect count at 50 nm become commercially available
- Gap to the RM still needs to be closed for HVM
- Advanced inspection capability is required for further defect reduction



EUV Insertion: “WHEN” not “IF”

ASML

Public
Slide 26

- Customers differ in exactly “WHEN” EUV will go to volume production
 - EUV insertion is focusing on the 7nm node
 - Production 2018, production system shipments 2017
- EUV is making continued progress on the Wafers-per-Day roadmap
 - >500WpD at multiple customers
 - >500WpD over 4 consecutive weeks shown at one customer
 - Roadmap in place to deliver 1500 WpD in 2016 for 7nm insertion
 - Continued focus on availability to >90%
- EUV imaging & overlay meeting 7nm node requirements
- EUV infrastructure progressing towards 7nm volume production



ASML

The ASML logo is displayed in a bold, dark blue, sans-serif font. It is positioned on the left side of a light blue background. The background features a series of white, wavy lines that originate from the right side and curve towards the left, creating a sense of motion and depth. The overall design is clean and modern.